A data path synthesis method for self-testable designs

A data path synthesis method for self-testable designs

N/A

محفوظ في:

التفاصيل البيبلوغرافية
المؤلف الرئيسي:	Harmanani, Haidar (author)
مؤلفون آخرون:	Papachristou, Christos A. (author), Chiu, Scott (author)
التنسيق:	conferenceObject
منشور في:	2017
الوصول للمادة أونلاين:	http://hdl.handle.net/10725/5485 http://dx.doi.org/10.1145/127601.127698 http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.php
الوسوم:	إضافة وسم لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!

مواد مشابهة

A genetic algorithm for testable data path synthesis
حسب: Harmanani, H.
منشور في: (2017)

Testable data path synthesis with integer linear programming allocation
حسب: Harmanani, H.M.
منشور في: (1991)

An improved method for RTL synthesis with testability tradeoffs
حسب: Harmanani, Haidar
منشور في: (2017)

An approach for redesigning in data path synthesis
حسب: Harmanani, Haidar
منشور في: (2017)

A method for data path synthesis using neural networks
حسب: Harmanani, H.
منشور في: (2017)

A neural networks algorithm for data path synthesis
حسب: Harmanani, Haidar M.
منشور في: (2003)

Resource allocation and reallocation techniques in high-level synthesis with testability constraint
حسب: Harmanani, Haidar M.
منشور في: (1994)

An evolutionary approach for data path synthesis
حسب: Harmanani, H.M.
منشور في: (2017)

A method for redesign for testability at the RT level
حسب: Harmanani, H.
منشور في: (2017)

Estimating test cost during data path and controller synthesis with low power overhead
حسب: Harmanani, Haidar M.
منشور في: (2017)

Distributed control in testable high-level synthesis with low area and power overhead
حسب: Harmanani, Harmanani
منشور في: (2017)

An approach for redesign for testability at the register-transfer level
حسب: Harmanani, Haidar M.
منشور في: (2000)

A Retiming-Based Test Pattern Generator Design for Built-In Self Test of Data Path Architectures
حسب: El-Maleh, Aiman H.
منشور في: (2001)

An interactive approach for trading test time, area, and fault coverage in testable synthesis. (c2006)
حسب: Touma, Houssam
منشور في: (2006)

Data Generation for Path Testing
حسب: Mansour, Nashat
منشور في: (2004)

An Evolutionary Algorithm for the Allocation Problem in High-Level Synthesis
حسب: Harmanani, Haidar
منشور في: (2005)

A Graph Heuristic Approach for the Data Path Allocation Problem
حسب: Makhoul, Racha
منشور في: (2022)

Fault characterization and testability considerations inmulti-valued logic circuits
حسب: Abd-El-Barr, Mostafa
منشور في: (1999)

Fault characterization and testability considerations in multi-valued logic circuits.
حسب: Al-Sharif, Maher Mohammed Mahmoud
منشور في: (1998)

A method for the minimum coloring problem using genetic algorithms
حسب: Harmanani, Haidar
منشور في: (2006)

A method for efficient NoC test scheduling using deterministic routing
حسب: Harmanani, Haidar
منشور في: (2017)

An approach to redesign for testability at the RT level using bist techniques. (c1997)
حسب: Harfouche, Salam S.
منشور في: (1997)

A method for optimizing test bus assignment and sizing for system-on-a-chip
حسب: Harmanani, Haidar M.
منشور في: (2017)

Concurrent bist cost estimation during data path allocation. (c2003)
حسب: Kodeih, Maya
منشور في: (2003)

FSM state-assignment for area, power and testability using non-deterministic evolutionary heuristics
حسب: Khan, Faisal Nawaz
منشور في: (2005)

Analysis of combustion synthesis method for Cu/CeO2 synthesis by integrating thermodynamics and design of experiments approach
حسب: Parisa, Ebrahimi
منشور في: (2022)

Big Data in the MENA Region: The Next Path Towards Socio-economic and Cultural Development
حسب: Allagui, Ilhem
منشور في: (2017)

On a Variant of the Minimum Path Cover Problem in Acyclic Digraphs: Computational Complexity Results and Exact Method
حسب: Nour ElHouda Tellache (22565366)
منشور في: (2025)

A method for efficient mapping and reliable routing for NoC architectures with minimum bandwidth and area
حسب: Harmanani, Haidar M.
منشور في: (2017)

An efficient method for the open-shop scheduling problem using simulated annealing
حسب: Harmanani, Haidar M.
منشور في: (2016)

A multiobjective optimization method for the SOC Test Time, TAM, and power optimization using a strength pareto evolutionary algorithm
حسب: Harmanani, Haidar M.
منشور في: (2017)

Integrated test scheduling, wrapper design, and TAM assignment for hierarchical SOC
حسب: Harmanani, Haidar M.
منشور في: (2017)

Ahmad Nizar Hamzeh, in the path of Hizbullah
حسب: Salloukh, Bassel F.
منشور في: (2007)

Integrating wrapper design, TAM assignment, and test scheduling for SOC test optimization
حسب: Harmanani, Haidar M.
منشور في: (2017)

Synthesis, Structural Analysis and Self-Assembly Study of Supramolecular Janus Dendrimers
حسب: unknown
منشور في: (2020)

Designing a self-timed arithmetic logic unit
حسب: Maadi, Feras Ali Mohammed
منشور في: (2004)

Partial least squares path modelling (PLSPM)
حسب: Assaker, Guy
منشور في: (2013)

Wavelet Methods For Solving Self-Adjoint Boundary Value Problems
حسب: unknown
منشور في: (2020)

Successive shortest path algorithms for a class of network problem
حسب: Al-Ghassab, Majed Saleh
منشور في: (1994)

A new method for synthesizing test accuracy data outperformed the bivariate method
حسب: Luis Furuya-Kanamori (477124)
منشور في: (2020)

Cannot write session to /tmp/vufind_sessions/sess_95gultm36usmaprkjnm9gs8odk