Novel Ternary Adder and Multiplier Designs Without Using Decoders or Encoders
<p>Multiple-Valued Logic systems present significant improvements in terms of energy consumption over binary logic systems. This paper proposes new ternary combinational digital circuits that reduce energy consumption in low-power nano-scale embedded systems and Internet of Thing (IoT) devices...
Saved in:
| Main Author: | Jihad Mohamed Aljaam (16864257) (author) |
|---|---|
| Other Authors: | Ramzi A. Jaber (16888755) (author), Somaya Ali Al-Maadeed (16864254) (author) |
| Published: |
2021
|
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Ultra-Low Energy CNFET-Based Ternary Combinational Circuits Designs
by: Ramzi A. Jaber (16888755)
Published: (2021) -
Power Characteristics of Selective Buried Oxide MOSFET
by: Younis, Dana Tariq
Published: (2016) -
Extended Behavioral Modeling of FET and Lattice-Mismatched HEMT Devices
by: Khawam, Yahya Bader
Published: (2016) -
Enhanced technology mapping for FPGAs with exploration of cell configurations. (c2011)
by: Zgheib, Grace Joseph
Published: (2011) -
The evolution of mathematical proof for students from grade eight to grade eleven. (c2005)
by: Tohme, Nadine Mahmoud
Published: (2005)