Implementation and Analysis of a 15-Level Inverter Topology With Reduced Switch Count
<p>Multilevel inverters remain an area of research interest due to the superior performance against a two-level counterpart. Reducing the switch count and stress on the power electronic switches while maintaining a sinusoidal stepped output remains a challenge. A multilevel inverter topology h...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | , , , |
| Published: |
2021
|
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|