Ultra-Low Energy CNFET-Based Ternary Combinational Circuits Designs
<p>The embedded systems, IoT (Internet of Things) devices, and portable electronic devices spread very quickly recently. Most of them depend on batteries to operate. The target of this work is to decrease energy consumption by (1) using Multiple-valued logic (MVL) that shows notable enhancemen...
محفوظ في:
| المؤلف الرئيسي: | |
|---|---|
| مؤلفون آخرون: | , , , , |
| منشور في: |
2021
|
| الموضوعات: | |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
| _version_ | 1864513560199036928 |
|---|---|
| author | Ramzi A. Jaber (16888755) |
| author2 | Jihad Mohamed Aljaam (16864257) Bilal N. Owaydat (16888758) Somaya Ali Al-Maadeed (16864254) Abdallah Kassem (16888761) Ali Massoud Haidar (16888764) |
| author2_role | author author author author author |
| author_facet | Ramzi A. Jaber (16888755) Jihad Mohamed Aljaam (16864257) Bilal N. Owaydat (16888758) Somaya Ali Al-Maadeed (16864254) Abdallah Kassem (16888761) Ali Massoud Haidar (16888764) |
| author_role | author |
| dc.creator.none.fl_str_mv | Ramzi A. Jaber (16888755) Jihad Mohamed Aljaam (16864257) Bilal N. Owaydat (16888758) Somaya Ali Al-Maadeed (16864254) Abdallah Kassem (16888761) Ali Massoud Haidar (16888764) |
| dc.date.none.fl_str_mv | 2021-08-16T00:00:00Z |
| dc.identifier.none.fl_str_mv | 10.1109/access.2021.3105577 |
| dc.relation.none.fl_str_mv | https://figshare.com/articles/journal_contribution/Ultra-Low_Energy_CNFET-Based_Ternary_Combinational_Circuits_Designs/24038958 |
| dc.rights.none.fl_str_mv | CC BY 4.0 info:eu-repo/semantics/openAccess |
| dc.subject.none.fl_str_mv | Engineering Electrical engineering Nanotechnology Information and computing sciences Distributed computing and systems software Transistors CNTFETs Logic gates Multiplexing Energy consumption Internet of Things Decoding Noise immunity curve (NIC) CNTFET MVL PVT variations Ternary logic circuits |
| dc.title.none.fl_str_mv | Ultra-Low Energy CNFET-Based Ternary Combinational Circuits Designs |
| dc.type.none.fl_str_mv | Text Journal contribution info:eu-repo/semantics/publishedVersion text contribution to journal |
| description | <p>The embedded systems, IoT (Internet of Things) devices, and portable electronic devices spread very quickly recently. Most of them depend on batteries to operate. The target of this work is to decrease energy consumption by (1) using Multiple-valued logic (MVL) that shows notable enhancements regarding energy consumption over binary circuits and (2) using carbon nanotube field-effect transistors (CNFET) that show better performance than CMOS. This work proposes ternary combinational circuits using 32 nm CNFET: Ternary Half Adder (THA) with 36 transistors and Ternary Multiplier (TMUL) with 23 transistors. To reduce energy consumption by utilizing the unary operator of the ternary system and employing two voltage supplies ( Vdd and Vdd /2). The result of extensive HSPICE simulations regarding PVT (Process, Voltage, and Temperatures) variations and Noise Immunity Curve (NIC) show the improvements of the proposed designs up to 25% in transistors count and up to 98% in energy consumption reductions. Further, increasing the robustness of process variations and the noise tolerance compared to recent similar designs.</p><h2>Other Information</h2><p>Published in: IEEE Access<br>License: <a href="https://creativecommons.org/licenses/by/4.0/legalcode" target="_blank">https://creativecommons.org/licenses/by/4.0/</a><br>See article on publisher's website: <a href="https://dx.doi.org/10.1109/access.2021.3105577" target="_blank">https://dx.doi.org/10.1109/access.2021.3105577</a></p> |
| eu_rights_str_mv | openAccess |
| id | Manara2_8c8552c81f9557480a2b334f1d680dfb |
| identifier_str_mv | 10.1109/access.2021.3105577 |
| network_acronym_str | Manara2 |
| network_name_str | Manara2 |
| oai_identifier_str | oai:figshare.com:article/24038958 |
| publishDate | 2021 |
| repository.mail.fl_str_mv | |
| repository.name.fl_str_mv | |
| repository_id_str | |
| rights_invalid_str_mv | CC BY 4.0 |
| spelling | Ultra-Low Energy CNFET-Based Ternary Combinational Circuits DesignsRamzi A. Jaber (16888755)Jihad Mohamed Aljaam (16864257)Bilal N. Owaydat (16888758)Somaya Ali Al-Maadeed (16864254)Abdallah Kassem (16888761)Ali Massoud Haidar (16888764)EngineeringElectrical engineeringNanotechnologyInformation and computing sciencesDistributed computing and systems softwareTransistorsCNTFETsLogic gatesMultiplexingEnergy consumptionInternet of ThingsDecodingNoise immunity curve (NIC)CNTFETMVLPVT variationsTernary logic circuits<p>The embedded systems, IoT (Internet of Things) devices, and portable electronic devices spread very quickly recently. Most of them depend on batteries to operate. The target of this work is to decrease energy consumption by (1) using Multiple-valued logic (MVL) that shows notable enhancements regarding energy consumption over binary circuits and (2) using carbon nanotube field-effect transistors (CNFET) that show better performance than CMOS. This work proposes ternary combinational circuits using 32 nm CNFET: Ternary Half Adder (THA) with 36 transistors and Ternary Multiplier (TMUL) with 23 transistors. To reduce energy consumption by utilizing the unary operator of the ternary system and employing two voltage supplies ( Vdd and Vdd /2). The result of extensive HSPICE simulations regarding PVT (Process, Voltage, and Temperatures) variations and Noise Immunity Curve (NIC) show the improvements of the proposed designs up to 25% in transistors count and up to 98% in energy consumption reductions. Further, increasing the robustness of process variations and the noise tolerance compared to recent similar designs.</p><h2>Other Information</h2><p>Published in: IEEE Access<br>License: <a href="https://creativecommons.org/licenses/by/4.0/legalcode" target="_blank">https://creativecommons.org/licenses/by/4.0/</a><br>See article on publisher's website: <a href="https://dx.doi.org/10.1109/access.2021.3105577" target="_blank">https://dx.doi.org/10.1109/access.2021.3105577</a></p>2021-08-16T00:00:00ZTextJournal contributioninfo:eu-repo/semantics/publishedVersiontextcontribution to journal10.1109/access.2021.3105577https://figshare.com/articles/journal_contribution/Ultra-Low_Energy_CNFET-Based_Ternary_Combinational_Circuits_Designs/24038958CC BY 4.0info:eu-repo/semantics/openAccessoai:figshare.com:article/240389582021-08-16T00:00:00Z |
| spellingShingle | Ultra-Low Energy CNFET-Based Ternary Combinational Circuits Designs Ramzi A. Jaber (16888755) Engineering Electrical engineering Nanotechnology Information and computing sciences Distributed computing and systems software Transistors CNTFETs Logic gates Multiplexing Energy consumption Internet of Things Decoding Noise immunity curve (NIC) CNTFET MVL PVT variations Ternary logic circuits |
| status_str | publishedVersion |
| title | Ultra-Low Energy CNFET-Based Ternary Combinational Circuits Designs |
| title_full | Ultra-Low Energy CNFET-Based Ternary Combinational Circuits Designs |
| title_fullStr | Ultra-Low Energy CNFET-Based Ternary Combinational Circuits Designs |
| title_full_unstemmed | Ultra-Low Energy CNFET-Based Ternary Combinational Circuits Designs |
| title_short | Ultra-Low Energy CNFET-Based Ternary Combinational Circuits Designs |
| title_sort | Ultra-Low Energy CNFET-Based Ternary Combinational Circuits Designs |
| topic | Engineering Electrical engineering Nanotechnology Information and computing sciences Distributed computing and systems software Transistors CNTFETs Logic gates Multiplexing Energy consumption Internet of Things Decoding Noise immunity curve (NIC) CNTFET MVL PVT variations Ternary logic circuits |