Text this: Symmetric and Asymmetric Multilevel Inverter Topologies With Reduced Device Count