Search alternatives:
5 times » _ times (Expand Search)
5 speed » _ speed (Expand Search)
_ sar » _ sars (Expand Search)
decrease » decreased (Expand Search), increase (Expand Search)
5 times » _ times (Expand Search)
5 speed » _ speed (Expand Search)
_ sar » _ sars (Expand Search)
decrease » decreased (Expand Search), increase (Expand Search)
-
1
A 28 nm CMOS 10 bit 100 MS/s Asynchronous SAR ADC with Low-Power Switching Procedure and Timing-Protection Scheme
Published 2021“…In addition, a compact timing-protection scheme is proposed to ensure the stability of the asynchronous SAR ADC. …”