
<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="/themes/root/assets/xsl/rss.xsl"?>
<rss version="2.0" xmlns:opensearch="http://a9.com/-/spec/opensearch/1.1/" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/">
  <channel>
    <title>Results for "Field Programmable Gate Array (FPGA)"</title>
    <description>Showing 1 - 2 results of 2</description>
    <generator>Laminas_Feed_Writer 2 (https://getlaminas.org)</generator>
    <link>https://asren-aggregator.asren.net/Search/Results?sort=last_indexed+desc&amp;limit=50&amp;lookfor=%22Field+Programmable+Gate+Array+%28FPGA%29%22&amp;type=Subject&amp;lng=en</link>
    <opensearch:totalResults>2</opensearch:totalResults>
    <opensearch:startIndex>0</opensearch:startIndex>
    <opensearch:itemsPerPage>50</opensearch:itemsPerPage>
    <opensearch:Query role="request" searchTerms="%22Field%20Programmable%20Gate%20Array%20%28FPGA%29%22" startIndex="0"/>
    <atom:link rel="first" type="application/rss+xml" title="Go to First Page" href="https://asren-aggregator.asren.net/Search/Results?sort=last_indexed+desc&amp;limit=50&amp;view=rss&amp;lookfor=%22Field+Programmable+Gate+Array+%28FPGA%29%22&amp;type=Subject&amp;lng=en"/>
    <atom:link rel="last" type="application/rss+xml" title="Go to Last Page" href="https://asren-aggregator.asren.net/Search/Results?sort=last_indexed+desc&amp;limit=50&amp;view=rss&amp;lookfor=%22Field+Programmable+Gate+Array+%28FPGA%29%22&amp;type=Subject&amp;lng=en"/>
    <atom:link rel="self" type="application/rss+xml" href="https://asren-aggregator.asren.net/Search/Results?sort=last_indexed+desc&amp;limit=50&amp;view=rss&amp;lookfor=%22Field+Programmable+Gate+Array+%28FPGA%29%22&amp;type=Subject&amp;lng=en"/>
    <item>
      <title>FPGA-Based Network Traffic Classification Using Machine Learning</title>
      <pubDate>Tue, 01 Jan 2019 08:57:26 -0500</pubDate>
      <link>https://asren-aggregator.asren.net/Record/aus_0d154b8ad078ee587a827a18bec47595</link>
      <guid>https://asren-aggregator.asren.net/Record/aus_0d154b8ad078ee587a827a18bec47595</guid>
      <author>Elnawawy, Mohammed</author>
      <dc:format>doctoralThesis</dc:format>
      <dc:date>2019</dc:date>
      <dc:creator>Elnawawy, Mohammed</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>FPGA-based Parallel Hardware Architecture for Real-time Object Classification</title>
      <pubDate>Wed, 01 Jan 2014 08:57:26 -0500</pubDate>
      <link>https://asren-aggregator.asren.net/Record/aus_d57f304995b5de3aa192cd5fcf0595ab</link>
      <guid>https://asren-aggregator.asren.net/Record/aus_d57f304995b5de3aa192cd5fcf0595ab</guid>
      <author>Qasaimeh, Murad Mohammad</author>
      <dc:format>doctoralThesis</dc:format>
      <dc:date>2014</dc:date>
      <dc:creator>Qasaimeh, Murad Mohammad</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
  </channel>
</rss>
