The architecture of a highly reconfigurable RISC dataflow array processor
The architectural design and VLSi implementation of a highly reconfigurable dataflow RISC processing element (PE) are presented. This processor forms an element of a processor array which possess the features of both static and dynamic dataflow models. The array can be programmed to execute arbitrar...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | , |
| Format: | article |
| Published: |
2020
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/379/1/Architecture_RISC_dataflow.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|