Text this: The architecture of a highly reconfigurable RISC dataflow array processor