Transistor-Level Defect-Tolerant Techniques for Reliable Design at the Nanoscale
Saved in:
| Main Author: | Khan, Farhan (author) |
|---|---|
| Other Authors: | unknown (author) |
| Format: | masterThesis |
| Published: |
2009
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/136151/1/Farhan_Thesis.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Fault Tolerance Techniques for Sequential Circuits: a Design Level Approach
by: Al-Qahtani, Ayed Saad
Published: (2010) -
ENUMERATIVE TECHNIQUES IN TOPOLOGICAL OPTIMIZATION OF COMPUTER NETWORKS SUBJECT TO FAULT TOLERANCE AND RELIABILITY
by: Abd-El-barr, Mostafa
Published: (2002) -
The Use of Enumerative Techniques in Topological Optimization of Computer Networks Subject to Fault Tolerance and Reliability
by: Abd-El-barr, Mostafa
Published: (2003) -
Reliability of modular fault-tolerant hypercube networks
by: Abdulla, Abdul Hai Mohammed
Published: (1995) -
Reliability and fault tolerance based topological optimization of computer networks - part I: enumerative techniques
by: Abd-El-Barr, Mostafa
Published: (2003)