A Formal VLSI parallel description and design environment
Saved in:
| Main Author: | AlHumaigani, Muhammad Abdallah (author) |
|---|---|
| Other Authors: | unknown (author) |
| Format: | masterThesis |
| Published: |
1995
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/9999/1/9999.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Formal synthesis of VLSI layouts from algorithmic specifications
by: Sait, Sadiq M.
Published: (2020) -
HPTS: heterogeneous parallel tabu search for VLSI placement
by: Al-Yamani, A.
Published: (2002) -
A Parallel Tabu search algorithm for VLSI standard cell placement.
by: Al-Yamani, Ahmad Abdul-Jabbar
Published: (1999) -
Evaluating Parallel Simulated Evolution Strategies for VLSI Cell Placement
by: Sait, Sadiq M.
Published: (2020) -
Evaluating Parallel Simulated Evolution Strategies for VLSI Cell Placement
by: Sait, Sadiq M.
Published: (2007)