A static test compaction technique for combinational circuits based on independent fault clustering
Testing system-on-chip involves applying huge amounts of test data, which is stored in the tester memory and then transferred to the circuit under test during test application. Therefore, practical techniques, such as test compression and compaction, are required to reduce the amount of test data in...
محفوظ في:
| المؤلف الرئيسي: | Osais, Y.E. (author) |
|---|---|
| مؤلفون آخرون: | El-Maleh, A.H. (author), unknown (author) |
| التنسيق: | article |
| منشور في: |
2003
|
| الموضوعات: | |
| الوصول للمادة أونلاين: | https://eprints.kfupm.edu.sa/id/eprint/14098/1/14098_1.pdf https://eprints.kfupm.edu.sa/id/eprint/14098/2/14098_2.doc |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
مواد مشابهة
-
Efficient static test compaction algorithms for combinational circuits based on test relaxation
حسب: Osais, Yahya Esmail
منشور في: (2003) -
A class-based clustering static compaction technique for combinational circuits
حسب: El-Maleh, A.H.
منشور في: (2004) -
A Class-based Clustering Static Compaction Technique for Combinational Circuits
حسب: El-Maleh, Aiman H.
منشور في: (2004) -
Efficient Test Compaction for Combinational Circuits Based on Fault Detection Count-Directed Clustering
حسب: El-Maleh, Aiman H.
منشور في: (2006) -
Efficient Test Compaction for Combinational Circuits Based on Fault Detection Count-Directed Clustering
حسب: El-Maleh, Aiman H.
منشور في: (2007)