EFFICIENT NETWORK FOLDING TECHNIQUES FOR ROUTING PERMUTATIONS IN VLSI
Network folding is a technique for realizing permutations on N elements using interconnection networks with M input (and output) terminals, where M<N. A major motivation for network folding is the severely limited number of I/O pins in microelectronic packages such as VLSI chips or multichip modu...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | , |
| Format: | article |
| Published: |
2020
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/293/1/J_AlNuweiri_VLSI_June1995.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|