Fault Tolerance Techniques for Sequential Circuits: a Design Level Approach

Fault Tolerance Techniques for Sequential Circuits: a Design Level Approach

Saved in:

Bibliographic Details
Main Author:	Al-Qahtani, Ayed Saad (author)
Other Authors:	unknown (author)
Format:	masterThesis
Published:	2010
Subjects:	Engineering Computer Electrical
Online Access:	https://eprints.kfupm.edu.sa/id/eprint/136331/1/Ayed_Thesis_final.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

A Generalized Modular Redundancy Scheme for Enhancing Fault Tolerance of Combinational Circuits
by: unknown
Published: (2020)

Transistor-Level Defect-Tolerant Techniques for Reliable Design at the Nanoscale
by: Khan, Farhan
Published: (2009)

An Efficient Test Relaxation Technique for Synchronous Sequential Circuits
by: El-Maleh, Aiman H.
Published: (2004)

An efficient test relaxation technique for synchronous sequential circuits
by: El-Maleh, A.
Published: (2003)

An Efficient Test Relaxation Technique for Synchronous Sequential Circuits
by: El-Maleh, Aiman H.
Published: (2003)

An Efficient test-pattern relaxation technique for synchronous sequential circuits
by: Al-Utaibi, Khaled Abdul-Aziz
Published: (2002)

Design of Soft Error Tolerant Digital Circuits
by: unknown
Published: (2020)

Design and analysis of a fault-tolerant switch for B-ISDN.
by: Al-Jarad, Talha M.
Published: (1997)

An efficient test relaxation technique for combinational & full-scan sequential circuits
by: El-Maleh, A.
Published: (2002)

An Efficient Test Relaxation Technique for Combinational & Full-Scan Sequential Circuits
by: El-Maleh, Aiman H.
Published: (2002)

AN INTEGRATED APPROACH FOR SOFT ERROR TOLERANCE OF COMBINATIONAL CIRCUITS
by: unknown
Published: (2020)

Design and analysis of a hierarchical, fault tolerant, multicomputer network
by: Daud, Feroze Badruddin
Published: (1996)

Design and analysis of a high-performance fault-tolerant ATM network.
by: Al-Hashim, Ghaleb A.
Published: (1998)

A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance
by: El-Maleh, Aiman H.
Published: (1998)

ENUMERATIVE TECHNIQUES IN TOPOLOGICAL OPTIMIZATION OF COMPUTER NETWORKS SUBJECT TO FAULT TOLERANCE AND RELIABILITY
by: Abd-El-barr, Mostafa
Published: (2002)

Fault-Tolerant Network Topologies for Datacenters
by: Attia, Heba Mahmoud Helal
Published: (2017)

The Use of Enumerative Techniques in Topological Optimization of Computer Networks Subject to Fault Tolerance and Reliability
by: Abd-El-barr, Mostafa
Published: (2003)

Efficient static compaction techniques for sequential circuits based on reverse-order restoration and test relaxation
by: El-Maleh, Aiman H.
Published: (2006)

Reliability of modular fault-tolerant hypercube networks
by: Abdulla, Abdul Hai Mohammed
Published: (1995)

SYNTHESIS OF SOFT ERROR TOLERANT COMBINATIONAL CIRCUITS
by: unknown
Published: (2020)

Fault Tolerant Mission-Critical Wireless Sensor and Actor Networks
by: unknown
Published: (2020)

Error detection in algorithm-based fault tolerant systems
by: Al-Mehdar, Omar Salem
Published: (2000)

Reliability and fault tolerance based topological optimization of computer networks - part I: enumerative techniques
by: Abd-El-Barr, Mostafa
Published: (2003)

Reliability and fault tolerance based topological optimization of computer networks - part II: iterative techniques
by: Abd-El-Barr, Mostafa
Published: (2003)

Fault Diagnosis Using a Sequential Integration of Model-Free and Model-Based Approaches
by: Khalid, Haris M.
Published: (2009)

Test set compaction for sequential circuits based on test relaxation
by: Khursheed, Syed Saqib
Published: (2004)

A static test compaction technique for combinational circuits based on independent fault clustering
by: Osais, Y.E.
Published: (2003)

A fault-tolerant approach for the shortest path algorithm in large spectrum graphs. (c2007)
by: Fares, Joseph
Published: (2007)

A framework for a reliable and fault-tolerant network management architecture
by: Al-Awami, Louai Adnan
Published: (2006)

A framework for a reliable and fault-tolerant network management architecture
by: Al-Awami, Louai Adnan
Published: (2006)

CMOS CIRCUIT TECHNIQUES FOR BIOMEDICAL APPLICATIONS
by: unknown
Published: (2020)

ON EFFICIENT EXTRACTION OF PARTIALLY SPECIFIED TEST SETS FOR SYNCHRONOUS SEQUENTIAL CIRCUITS
by: El-Maleh, Aiman H.
Published: (2003)

On efficient extraction of partially specified test sets for synchronous sequential circuits
by: El-Maleh, A.
Published: (2003)

Adaptive Fault-Tolerant Communication Based-Control for Parallel Connected Rectifiers
by: Ali Sharida (17947847)
Published: (2023)

Fault Diagnosis Based Machine Learning and Fault Tolerant Control of Multicellular Converter Used in Photovoltaic Water Pumping System
by: B. Rouabah (17947820)
Published: (2023)

Circuit Techniques for Power Efficient Energy Harvesting Rectifiers
by: unknown
Published: (2020)

Fault characterization and testability considerations in multi-valued logic circuits.
by: Al-Sharif, Maher Mohammed Mahmoud
Published: (1998)

A fault independent test generation method for combinational logic circuits
by: Al-Deeb, Mohamed Mahdy
Published: (1992)

A Fault Independent Test Generation Method For Combinational Logic Circuits
by: Al-Deeb, Mohamed Mahdy
Published: (1992)

Fault characterization and testability considerations inmulti-valued logic circuits
by: Abd-El-Barr, Mostafa
Published: (1999)

Cannot write session to /tmp/vufind_sessions/sess_eu28dncah46765cgrkkcep9882