Built-in self test logic for a histogrammer memory chip
Saved in:
| Main Author: | Hamzah, Azzam Ahmad (author) |
|---|---|
| Other Authors: | unknown (author) |
| Format: | masterThesis |
| Published: |
1993
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/9958/1/9958.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A Retiming-Based Test Pattern Generator Design for Built-In Self Test of Data Path Architectures
by: El-Maleh, Aiman H.
Published: (2001) -
A hybrid test compression technique for efficient testing of systems-on-a-chip
by: El-Maleh, A.H.
Published: (2003) -
A Hybrid Test Compression Technique for Efficient Testing of Systems-on-a-Chip
by: El-Maleh, Aiman H.
Published: (2003) -
Designing a self-timed arithmetic logic unit
by: Maadi, Feras Ali Mohammed
Published: (2004) -
A Geometric-Primitives-Based Compression Scheme for Testing Systems-on-a-Chip
by: El-Maleh, Aiman H.
Published: (2001)