Test Vector Decomposition Based Static Compaction Algorithms for Combinational Circuits
Testing system-on-chips involves applying huge amounts of test data, which is stored in the tester memory and then transferred to the chip under test during test application. Therefore, practical techniques, such as test compression and compaction, are required to reduce the amount of test data in o...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | , |
| Format: | article |
| Published: |
2003
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/165/1/Test_Vector_Decomposition_Based_Static_Compaction_Algorithms_for_Combinational_Circuits_acm2003.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Be the first to leave a comment!