Text this: A systolic algorithm for VLSI design of a 1/N rate Viterbi decoder