FBNoC: FBGA BASED NETWORK ON CHIP SIMULATOR

FBNoC: FBGA BASED NETWORK ON CHIP SIMULATOR

Saved in:

Bibliographic Details
Main Author:	unknown (author)
Format:	masterThesis
Published:	2020
Subjects:	Computer
Online Access:	https://eprints.kfupm.edu.sa/id/eprint/140363/1/Thesis_Last_version.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Hardware Trojan Mitigation Technique in Network-on-Chip (NoC)
by: Musharraf Hussain (17541498)
Published: (2023)

Efficient techniques for testing networks on chips. (c2010)
by: Abou Eid, Nancy
Published: (2010)

HySim: A Hybrid Software/Hardware Simulation Framework for Early Architectural Exploration of Chip Multiprocessors
by: unknown
Published: (2020)

An Efficient Network-on-Chip Architecture Based on the Fat-Tree (FT) Topology
by: Bouhraoua, A.
Published: (2006)

Methods for system-on-chip test design, scheduling and optimization. (c2006)
by: Farah, Rana
Published: (2006)

A geometric-primitives-based compression scheme for testingsystems-on-a-chip
by: El-Maleh, A.
Published: (2001)

A Geometric-Primitives-Based Compression Scheme for Testing Systems-on-a-Chip
by: El-Maleh, Aiman H.
Published: (2001)

AN ON CHIP ALL-DIGITAL CONFIGURABLE CLOCK GENERATOR FOR ASICS' AT-SPEED TESTING
by: unknown
Published: (2020)

VLSI LAYOUT GENERATION OF A PROGRAMMABLE CRC CHIP
by: Sait, Sadiq M.
Published: (2020)

VLSI layout generation of a programmable CRC chip
by: Sait, Sadiq M.
Published: (1993)

A Simulated Annealing Algorithm for System-on-Chip Test Scheduling with, Power and Precedence Constraints
by: Harmanani, Haidar M.
Published: (2006)

Built-in self test logic for a histogrammer memory chip
by: Hamzah, Azzam Ahmad
Published: (1993)

A Two-dimensional geometric-shapes-based compression scheme for deterministic testing of systems-on-a-chip
by: Khan, Esam Ali Hasan
Published: (2001)

Hardware design and VLSI implementation of a byte-wise CRCgenerator chip
by: Sait, Sadiq M.
Published: (1995)

An optimal formulation for test scheduling network-on-chip using multiple clock rates
by: Harmanani, Haidar M.
Published: (2017)

HARDWARE DESIGN AND VLSI IMPLEMENTATION OF A BYTE-WISE CRC GENERATOR CHIP
by: Sait, Sadiq M.
Published: (2020)

A hybrid test compression technique for efficient testing of systems-on-a-chip
by: El-Maleh, A.H.
Published: (2003)

A Hybrid Test Compression Technique for Efficient Testing of Systems-on-a-Chip
by: El-Maleh, Aiman H.
Published: (2003)

Thermal-aware test scheduling using network-on-chip under multiple clock rates
by: Harmanani, Haidar M.
Published: (2013)

Fast SPICE-compatible simulation of low-power on-chip PWM DC–DC converters with improved ripple accuracy
by: Burcea, Florin
Published: (2019)

An effective solution to thermal-aware test scheduling on network-on-chip using multiple clock rates
by: Harmanani, Haidar
Published: (2017)

Test bus assignment, sizing, and partitioning for system-on-chip
by: Harmanani, Haidar M.
Published: (2007)

Chip Level Implementation of a Digital Radar System
by: Al-Alem, Yazan
Published: (2015)

Extended Frequency-Directed Run-Length Code with Improved Application to System-on-a-Chip Test Data Compression
by: El-Maleh, Aiman H.
Published: (2002)

A GUI-based artificial neural network simulator
by: Nasr, G.E.
Published: (2004)

A Chip-Level BSOR-based linear GSIC multiuser Detector for Long-Code CDMA Systems
by: Bentrcia, A.
Published: (2007)

Test time minimization for system-on-chip with test bus assignment and sizin
by: Harmanani, Haidar M.
Published: (2017)

On Power-Constrained System-on-chip Test Scheduling Using Precedence Relationships
by: Harmanani, Haidar M.
Published: (2017)

Comment on Floating inductance simulation based on currentconveyors
by: Abuelma’atti, M.T.
Published: (1998)

Analysis and Simulation of Interrupt Overhead Impact on OS Throughput in High-Speed Networks
by: Salah, Khaled
Published: (2005)

Adaptive Chip-Level Channel Estimation for IMT-DS System: DL and UL
by: SHEIKH, ASRAR
Published: (2005)

A method for optimizing test bus assignment and sizing for system-on-a-chip
by: Harmanani, Haidar M.
Published: (2017)

Development of a cancer metastasis-on-chip assay for high throughput drug screening
by: Lutfiye Yildiz Ozer (17732619)
Published: (2024)

An OPNET-based Simulation Approach for Deploying VoIP
by: Salah, Khaled
Published: (2006)

Topology design of switched enterprise networks using a fuzzy simulated evolution algorithm
by: Youssef, H.
Published: (2020)

Topology design of switched enterprise networks using a fuzzy simulated evolution algorithm
by: Youssef, H.
Published: (2020)

A Portable Clock Recovery Circuit (CRC) For Systems-On-Chip Serial Data Communication
by: Elrabaa, Muhammad
Published: (2006)

A Digital Clock Re-Timing Circuit for On-Chip Source-Synchronous Serial Links
by: Elrabaa, Muhammad
Published: (2006)

Power-constrained system-on-a-chip test scheduling using a genetic algorithm
by: Harmanani, Haidar M.
Published: (2006)

Minimizing Broadcast Traffic in SDN-Based Switching Networks.
by: unknown
Published: (2020)