Performance and low power driven VLSI standard cell placement usingtabu search
We engineer a well-known optimization technique namely tabu search (TS) (Sait and Youssef, 1999) for the performance and low power driven VLSI standard cell placement problem (Sait and Youssef, 1995; Minhas, 2001). The above problem is of multiobjective nature since three possibly conflicting object...
Saved in:
| Main Author: | Sait, Sadiq M. (author) |
|---|---|
| Other Authors: | Minhas, M.R. (author), Khan, J.A. (author), unknown (author) |
| Format: | article |
| Published: |
2002
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/14169/1/14169_1.pdf https://eprints.kfupm.edu.sa/id/eprint/14169/2/14169_2.doc |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Simulated evolution for timing and low power VLSI standard cell placement
by: Sait, Sadiq M.
Published: (2020) -
Fuzzified iterative algorithms for performance driven low powerVLSI placement
by: Sait, Sadiq M.
Published: (2001) -
Parallelization of Iterative Heuristic for Performance-Driven Low-Power VLSI Standard Cell Placement.
by: Syed, Sanaullah/SS
Published: (2003) -
Iterative algorithms for timing and low power driven VLSI standard-cell placement
by: Minhas, Mahmood-ur-Rehman
Published: (2001) -
Performance driven, low-power, standard VLSI cell placement using simulated evolution
by: Khan, Junaid Asim
Published: (2001)