An Efficient Test Relaxation Technique for Combinational & Full-Scan Sequential Circuits
Reducing test data size is one of the major challenges in testing systems-on-a-chip. This problem can be solved by test compaction and/or compression techniques. Having a partially specified or relaxed test set increases the effectiveness of test compaction and compression techniques. In this paper,...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | , |
| Format: | article |
| Published: |
2002
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/141/1/An_Efficient_Test_Relaxation_Technique_for_Combinational_and_Full-Scan_Sequential_Circuits_VTS2002.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|