An Efficient Test Relaxation Technique for Combinational & Full-Scan Sequential Circuits

An Efficient Test Relaxation Technique for Combinational & Full-Scan Sequential Circuits

Reducing test data size is one of the major challenges in testing systems-on-a-chip. This problem can be solved by test compaction and/or compression techniques. Having a partially specified or relaxed test set increases the effectiveness of test compaction and compression techniques. In this paper,...

وصف كامل

محفوظ في:

التفاصيل البيبلوغرافية
المؤلف الرئيسي:	El-Maleh, Aiman H. (author)
مؤلفون آخرون:	Al-Suwaiyan, Ali (author), unknown (author)
التنسيق:	article
منشور في:	2002
الموضوعات:	Computer
الوصول للمادة أونلاين:	https://eprints.kfupm.edu.sa/id/eprint/141/1/An_Efficient_Test_Relaxation_Technique_for_Combinational_and_Full-Scan_Sequential_Circuits_VTS2002.pdf
الوسوم:	إضافة وسم لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!

مواد مشابهة

An efficient test relaxation technique for combinational & full-scan sequential circuits
حسب: El-Maleh, A.
منشور في: (2002)

An Efficient Test Relaxation Technique for Synchronous Sequential Circuits
حسب: El-Maleh, Aiman H.
منشور في: (2004)

An Efficient Test Relaxation Technique for Synchronous Sequential Circuits
حسب: El-Maleh, Aiman H.
منشور في: (2003)

An efficient test relaxation technique for synchronous sequential circuits
حسب: El-Maleh, A.
منشور في: (2003)

AN EFFICIENT TEST RELAXATION TECHNIQUE FOR COMBINATIONAL LOGIC CIRCUITS
حسب: El-Maleh, Aiman
منشور في: (2020)

Efficient static compaction techniques for sequential circuits based on reverse-order restoration and test relaxation
حسب: El-Maleh, Aiman H.
منشور في: (2006)

An Efficient Test Relaxation Technique for Combinational Circuits Based on Critical Path Tracing
حسب: El-Maleh, Aiman H.
منشور في: (2002)

An Efficient test-pattern relaxation technique for synchronous sequential circuits
حسب: Al-Utaibi, Khaled Abdul-Aziz
منشور في: (2002)

An efficient test relaxation technique for combinational circuits based on critical path tracing
حسب: El-Maleh, A.
منشور في: (2002)

Efficient test relaxation techniques for combinational logic circuits
حسب: Al-Suwaiyan, Ali Saleh Mohammed
منشور في: (2002)

Test set compaction for sequential circuits based on test relaxation
حسب: Khursheed, Syed Saqib
منشور في: (2004)

ON EFFICIENT EXTRACTION OF PARTIALLY SPECIFIED TEST SETS FOR SYNCHRONOUS SEQUENTIAL CIRCUITS
حسب: El-Maleh, Aiman H.
منشور في: (2003)

Efficient static test compaction algorithms for combinational circuits based on test relaxation
حسب: Osais, Yahya Esmail
منشور في: (2003)

A Reconfigurable Broadcast Scan Compression Scheme Using Relaxation Based Test Vector Decomposition
حسب: El-Maleh, Aiman H.
منشور في: (2007)

On efficient extraction of partially specified test sets for synchronous sequential circuits
حسب: El-Maleh, A.
منشور في: (2003)

On Test Vector Reordering for Combinational Circuits
حسب: El-Maleh, Aiman H.
منشور في: (2004)

Efficient Test Compaction for Combinational Circuits Based on Fault Detection Count-Directed Clustering
حسب: El-Maleh, Aiman H.
منشور في: (2006)

Efficient Test Compaction for Combinational Circuits Based on Fault Detection Count-Directed Clustering
حسب: El-Maleh, Aiman H.
منشور في: (2007)

A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance
حسب: El-Maleh, Aiman H.
منشور في: (1998)

On test vector reordering for combinational circuits
حسب: El-Maleh, A.H.
منشور في: (2004)

Test Vector Decomposition Based Static Compaction Algorithms for Combinational Circuits
حسب: El-Maleh, Aiman H.
منشور في: (2003)

A Class-based Clustering Static Compaction Technique for Combinational Circuits
حسب: El-Maleh, Aiman H.
منشور في: (2004)

Evolutionary algorithms for state justification in sequential automatic test pattern generation
حسب: El-Maleh, Aiman H.
منشور في: (2005)

A Hybrid Test Compression Technique for Efficient Testing of Systems-on-a-Chip
حسب: El-Maleh, Aiman H.
منشور في: (2003)

An Evolutionary Meta-Heuristic for State Justification in Sequential Automatic Test Pattern Generation
حسب: El-Maleh, Aiman H.
منشور في: (2001)

An Iterative Heuristic for State Justi�cation in Sequential Automatic Test Pattern Generation
حسب: El-Maleh, Aiman H.
منشور في: (2001)

A class-based clustering static compaction technique for combinational circuits
حسب: El-Maleh, A.H.
منشور في: (2004)

An Efficient Test Vector Compression Technique Based on Block Merging
حسب: El-Maleh, Aiman H.
منشور في: (2006)

Fault Tolerance Techniques for Sequential Circuits: a Design Level Approach
حسب: Al-Qahtani, Ayed Saad
منشور في: (2010)

A static test compaction technique for combinational circuits based on independent fault clustering
حسب: Osais, Y.E.
منشور في: (2003)

A hybrid test compression technique for efficient testing of systems-on-a-chip
حسب: El-Maleh, A.H.
منشور في: (2003)

Efficient Test Compression Technique Based on Block Merging
حسب: El-Maleh, A. H.
منشور في: (2008)

Scan Test Cost and Power Reduction Through Systematic Scan Reconfiguration
حسب: Al-Yamani, A.
منشور في: (0000)

A fault independent test generation method for combinational logic circuits
حسب: Al-Deeb, Mohamed Mahdy
منشور في: (1992)

A Fault Independent Test Generation Method For Combinational Logic Circuits
حسب: Al-Deeb, Mohamed Mahdy
منشور في: (1992)

Fuzzified ant colony optimization algorithm for efficient combinational circuits synthesis
حسب: Sarif, B.A.B.
منشور في: (2004)

A Retiming-Based Test Pattern Generator Design for Built-In Self Test of Data Path Architectures
حسب: El-Maleh, Aiman H.
منشور في: (2001)

SYNTHESIS OF SOFT ERROR TOLERANT COMBINATIONAL CIRCUITS
حسب: unknown
منشور في: (2020)

AN INTEGRATED APPROACH FOR SOFT ERROR TOLERANCE OF COMBINATIONAL CIRCUITS
حسب: unknown
منشور في: (2020)

Circuit Techniques for Power Efficient Energy Harvesting Rectifiers
حسب: unknown
منشور في: (2020)