Enhanced Technology Mapping for FPGAs with Exploration of Cell Configurations
In the state-of-the-art field-programmable gate arrays (FPGAs), logic circuits are synthesized and mapped on clusters of look-up tables. However, arithmetic operations benefit from an existing dedicated adder along with a carry chain used to ensure a fast carry propagation. This carry chain is a ded...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | article |
| Published: |
2015
|
| Online Access: | http://hdl.handle.net/10725/4853 http://dx.doi.org/10.1142/S0218126615500395 http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.php http://www.worldscientific.com/doi/abs/10.1142/S0218126615500395 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|