Distributed control in testable high-level synthesis with low area and power overhead
This work presents a method for distributed test control in coordination with testable data path allocation in high-level synthesis. The method aims at creating distributed test controllers for synthesized data paths with the aim of minimizing area and power consumption. The distributed controllers...
Saved in:
| Main Author: | Harmanani, Harmanani (author) |
|---|---|
| Other Authors: | Marrouche, Wissam (author) |
| Format: | conferenceObject |
| Published: |
2017
|
| Online Access: | http://hdl.handle.net/10725/5461 http://dx.doi.org/10.1109/NEWCAS.2004.1359018 http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.php http://ieeexplore.ieee.org/abstract/document/1359018/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Estimating test cost during data path and controller synthesis with low power overhead
by: Harmanani, Haidar M.
Published: (2017) -
Resource allocation and reallocation techniques in high-level synthesis with testability constraint
by: Harmanani, Haidar M.
Published: (1994) -
An improved method for RTL synthesis with testability tradeoffs
by: Harmanani, Haidar
Published: (2017) -
A method for redesign for testability at the RT level
by: Harmanani, H.
Published: (2017) -
A genetic algorithm for testable data path synthesis
by: Harmanani, H.
Published: (2017)