Efficient techniques for testing networks on chips. (c2010)
Includes bibliographical references (leaves 67-69).
Saved in:
| Main Author: | |
|---|---|
| Format: | masterThesis |
| Published: |
2010
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10725/164 https://doi.org/10.26756/th.2010.19 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|