Priority-Driven Area Optimization in High-Level Synthesis
One of the major enhancements that can be made to the high-level synthesis (HLS) process is reducing the overall area of a design in order to either decrease the manufacturing costs or to introduce more functionality to the circuit. Optimizing the area of the datapath is considered a primary field o...
محفوظ في:
| المؤلف الرئيسي: | Abi Saad, Maria (author) |
|---|---|
| مؤلفون آخرون: | Ouaiss, Iyad (author) |
| التنسيق: | article |
| منشور في: |
2011
|
| الوصول للمادة أونلاين: | http://hdl.handle.net/10725/3169 http://dx.doi.org/10.1142/S0218126611007803 http://www.worldscientific.com/doi/abs/10.1142/S0218126611007803 |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
مواد مشابهة
-
Efficient area optimization in high level synthesis using priority-driven simulated annealing. (c2009)
حسب: Abi Saad, Maria
منشور في: (2009) -
A parallel ant colony optimization to globally optimize area in high-level synthesis. (c2011)
حسب: Kozhaya, David Elias
منشور في: (2011) -
Layout Driven Binding In High Level Synthesis Using Reinforcement Learning
حسب: Melhem, Marie-Claire
منشور في: (2021) -
Distributed control in testable high-level synthesis with low area and power overhead
حسب: Harmanani, Harmanani
منشور في: (2017) -
Optimizing Functional Unit Binding During HighLevel Synthesis
حسب: Ouaiss, Iyad
منشور في: (2012)