Methods for system-on-chip test design, scheduling and optimization. (c2006)
Includes bibliographical references (leaves. 48-50).
Saved in:
| Main Author: | Farah, Rana (author) |
|---|---|
| Format: | masterThesis |
| Published: |
2006
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10725/922 https://doi.org/10.26756/th.2006.51 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Efficient techniques for testing networks on chips. (c2010)
by: Abou Eid, Nancy
Published: (2010) -
Hardware Trojan Mitigation Technique in Network-on-Chip (NoC)
by: Musharraf Hussain (17541498)
Published: (2023) -
Development of a cancer metastasis-on-chip assay for high throughput drug screening
by: Lutfiye Yildiz Ozer (17732619)
Published: (2024) -
Security Assessment of Low-Resource Edge Devices for IoT Systems
by: Shapsough, Shams Eddeen Yousef
Published: (2020) -
A Smart Home Energy Management System Using IoT and Big Data Analytics Approach
by: Al-Ali, Abdul-Rahman
Published: (2017)