A method for redesign for testability at the RT level
A new method of redesign for testability at the register-transfer level (RTL) is proposed. The method identifies hard to test parts of a an RTL design synthesized either manually or automatically using high-level synthesis tools. The design is modified by inserting additional test registers followed...
Saved in:
| Main Author: | Harmanani, H. (author) |
|---|---|
| Other Authors: | Harfoush, S. (author) |
| Format: | conferenceObject |
| Published: |
2017
|
| Online Access: | http://hdl.handle.net/10725/5465 http://dx.doi.org/10.1109/CCECE.1998.682706 http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.php http://ieeexplore.ieee.org/abstract/document/682706/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
An approach to redesign for testability at the RT level using bist techniques. (c1997)
by: Harfouche, Salam S.
Published: (1997) -
An approach for redesign for testability at the register-transfer level
by: Harmanani, Haidar M.
Published: (2000) -
Test insertion at the RT level using functional test metrics
by: Harmanani, H.
Published: (2017) -
An improved method for RTL synthesis with testability tradeoffs
by: Harmanani, Haidar
Published: (2017) -
A data path synthesis method for self-testable designs
by: Harmanani, Haidar
Published: (2017)