Text this: A unified specification model of concurrency and coordination for synthesis from VHDL