Register binding for FPGAs with embedded memory
The trend in new state-of-the-art FPGAs is to have large amounts of on-chip embedded memory blocks. These memory blocks are used to hold the input/output data for various applications. Existing register binding techniques in high-level synthesis aim at minimizing the storage requirements of circuits...
Saved in:
| Main Author: | Ouaiss, I. (author) |
|---|---|
| Other Authors: | Atat, H.A. (author) |
| Format: | conferenceObject |
| Published: |
2017
|
| Online Access: | http://hdl.handle.net/10725/5807 http://dx.doi.org/10.1109/FCCM.2004.49 http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.php http://ieeexplore.ieee.org/abstract/document/1364627/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Optimizing register binding in FPGAs using simulated annealing
by: Ouaiss, I.
Published: (2017) -
A Novel Register Binding Approach to Reduce Spurious Switching Activity in High-Level Synthesis
by: Ouaiss, Iyad
Published: (2011) -
Enhanced Technology Mapping for FPGAs with Exploration of Cell Configurations
by: Ouaiss, Iyad
Published: (2015) -
Hierarchical memory mapping during synthesis in FPGA-based reconfigurable computers
by: Ouaiss, I.
Published: (2017) -
A Neural Networks Algorithm for the Minimum Colouring Problem Using FPGAs†
by: Harmanani, Haidar
Published: (2010)