Thermal-aware test scheduling using network-on-chip under multiple clock rates
The increasing trend in the number of cores on a single chip has led to scalability and bandwidth issues in bus-based communication. Network-on-chip (NoC) techniques have emerged as a solution that provides a much needed flexibility and scalability in the era of multi-cores. This article presents an...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | article |
| Published: |
2013
|
| Online Access: | http://hdl.handle.net/10725/3526 http://dx.doi.org/10.1080/00207217.2012.713016 http://www.tandfonline.com/doi/abs/10.1080/00207217.2012.713016 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|