Hierarchical memory synthesis in reconfigurable computers
A Reconfigurable Computer (RC) is a hardware platform that typically includes several programmable devices, memory devices, and possibly specialized devices such as analog-to-digital converters. Such high-performance platforms are capable of accommodating large designs while avoiding the time-to-mar...
Saved in:
| Main Author: | Ouaiss, Iyad Elias (author) |
|---|---|
| Format: | masterThesis |
| Published: |
2002
|
| Online Access: | http://hdl.handle.net/10725/7048 http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.php https://etd.ohiolink.edu/pg_10?0::NO:10:P10_ACCESSION_NUM:ucin1033498452 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Hierarchical memory mapping during synthesis in FPGA-based reconfigurable computers
by: Ouaiss, I.
Published: (2017) -
Memory synthesis for FPGA-Based reconfigurable computers
by: Ouaiss, Iyad
Published: (2017) -
Global memory mapping for FPGA-based reconfigurable systems
by: Ouaiss, Iyad
Published: (2001) -
Efficient resource arbitration in reconfigurable computing environments
by: Ouaiss, Iyad
Published: (2017) -
An integrated partitioning and synthesis system for dynamically reconfigurable Multi-FPGA architectures
by: Ouaiss, Iyad
Published: (2017)