A data path synthesis method for self-testable designs

A data path synthesis method for self-testable designs

N/A

Saved in:

Bibliographic Details
Main Author:	Harmanani, Haidar (author)
Other Authors:	Papachristou, Christos A. (author), Chiu, Scott (author)
Format:	conferenceObject
Published:	2017
Online Access:	http://hdl.handle.net/10725/5485 http://dx.doi.org/10.1145/127601.127698 http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.php
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

A genetic algorithm for testable data path synthesis
by: Harmanani, H.
Published: (2017)

Testable data path synthesis with integer linear programming allocation
by: Harmanani, H.M.
Published: (1991)

An improved method for RTL synthesis with testability tradeoffs
by: Harmanani, Haidar
Published: (2017)

An approach for redesigning in data path synthesis
by: Harmanani, Haidar
Published: (2017)

A method for data path synthesis using neural networks
by: Harmanani, H.
Published: (2017)

A neural networks algorithm for data path synthesis
by: Harmanani, Haidar M.
Published: (2003)

Resource allocation and reallocation techniques in high-level synthesis with testability constraint
by: Harmanani, Haidar M.
Published: (1994)

An evolutionary approach for data path synthesis
by: Harmanani, H.M.
Published: (2017)

A method for redesign for testability at the RT level
by: Harmanani, H.
Published: (2017)

Estimating test cost during data path and controller synthesis with low power overhead
by: Harmanani, Haidar M.
Published: (2017)

Distributed control in testable high-level synthesis with low area and power overhead
by: Harmanani, Harmanani
Published: (2017)

An approach for redesign for testability at the register-transfer level
by: Harmanani, Haidar M.
Published: (2000)

A Retiming-Based Test Pattern Generator Design for Built-In Self Test of Data Path Architectures
by: El-Maleh, Aiman H.
Published: (2001)

An interactive approach for trading test time, area, and fault coverage in testable synthesis. (c2006)
by: Touma, Houssam
Published: (2006)

Data Generation for Path Testing
by: Mansour, Nashat
Published: (2004)

An Evolutionary Algorithm for the Allocation Problem in High-Level Synthesis
by: Harmanani, Haidar
Published: (2005)

A Graph Heuristic Approach for the Data Path Allocation Problem
by: Makhoul, Racha
Published: (2022)

Fault characterization and testability considerations inmulti-valued logic circuits
by: Abd-El-Barr, Mostafa
Published: (1999)

Fault characterization and testability considerations in multi-valued logic circuits.
by: Al-Sharif, Maher Mohammed Mahmoud
Published: (1998)

A method for the minimum coloring problem using genetic algorithms
by: Harmanani, Haidar
Published: (2006)

A method for efficient NoC test scheduling using deterministic routing
by: Harmanani, Haidar
Published: (2017)

An approach to redesign for testability at the RT level using bist techniques. (c1997)
by: Harfouche, Salam S.
Published: (1997)

A method for optimizing test bus assignment and sizing for system-on-a-chip
by: Harmanani, Haidar M.
Published: (2017)

Concurrent bist cost estimation during data path allocation. (c2003)
by: Kodeih, Maya
Published: (2003)

FSM state-assignment for area, power and testability using non-deterministic evolutionary heuristics
by: Khan, Faisal Nawaz
Published: (2005)

Analysis of combustion synthesis method for Cu/CeO2 synthesis by integrating thermodynamics and design of experiments approach
by: Parisa, Ebrahimi
Published: (2022)

Big Data in the MENA Region: The Next Path Towards Socio-economic and Cultural Development
by: Allagui, Ilhem
Published: (2017)

On a Variant of the Minimum Path Cover Problem in Acyclic Digraphs: Computational Complexity Results and Exact Method
by: Nour ElHouda Tellache (22565366)
Published: (2025)

A method for efficient mapping and reliable routing for NoC architectures with minimum bandwidth and area
by: Harmanani, Haidar M.
Published: (2017)

An efficient method for the open-shop scheduling problem using simulated annealing
by: Harmanani, Haidar M.
Published: (2016)

A multiobjective optimization method for the SOC Test Time, TAM, and power optimization using a strength pareto evolutionary algorithm
by: Harmanani, Haidar M.
Published: (2017)

Integrated test scheduling, wrapper design, and TAM assignment for hierarchical SOC
by: Harmanani, Haidar M.
Published: (2017)

Ahmad Nizar Hamzeh, in the path of Hizbullah
by: Salloukh, Bassel F.
Published: (2007)

Integrating wrapper design, TAM assignment, and test scheduling for SOC test optimization
by: Harmanani, Haidar M.
Published: (2017)

Synthesis, Structural Analysis and Self-Assembly Study of Supramolecular Janus Dendrimers
by: unknown
Published: (2020)

Designing a self-timed arithmetic logic unit
by: Maadi, Feras Ali Mohammed
Published: (2004)

Partial least squares path modelling (PLSPM)
by: Assaker, Guy
Published: (2013)

Wavelet Methods For Solving Self-Adjoint Boundary Value Problems
by: unknown
Published: (2020)

Successive shortest path algorithms for a class of network problem
by: Al-Ghassab, Majed Saleh
Published: (1994)

A new method for synthesizing test accuracy data outperformed the bivariate method
by: Luis Furuya-Kanamori (477124)
Published: (2020)

Cannot write session to /tmp/vufind_sessions/sess_aja3r050gee7jniq096g9clgr6