A 28 nm CMOS 10 bit 100 MS/s Asynchronous SAR ADC with Low-Power Switching Procedure and Timing-Protection Scheme
<div><p>This paper presents a 10 bit 100 MS/s asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) without calibration for industrial control system (ICS) applications. Several techniques are adopted in the proposed switching procedure to achieve better...
محفوظ في:
| المؤلف الرئيسي: | Fang Tang (116243) (author) |
|---|---|
| مؤلفون آخرون: | Qiyun Ma (9149834) (author), Zhou Shu (7420991) (author), Yuanjin Zheng (3701836) (author), Amine Bermak (1895947) (author) |
| منشور في: |
2021
|
| الموضوعات: | |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
مواد مشابهة
-
Near-Optimal Decoding of Incremental Delta-Sigma ADC Output
حسب: Bo Wang (86769)
منشور في: (2020) -
A Procedure for Optimizing the Location of Electric Vehicle Charging Stations
حسب: Aljuboori, Abdullah Waleed
منشور في: (2021) -
A Procedural Analysis of kadhalik in Modern Standard Arabic: Demonstrative or Discourse Marker?
حسب: Zaki, Mai
منشور في: (2011) -
Comparison of complications in isolated aesthetic liposuction procedures across different techniques: a systematic review and meta-analysis
حسب: Mohamed Badie Ahmed (10223510)
منشور في: (2025) -
The Dilemma of Peri-Procedural Warfarin Management: A Narrative Review
حسب: Islam Eljilany (14151588)
منشور في: (2021)