Efficient static test compaction algorithms for combinational circuits based on test relaxation
Saved in:
| Main Author: | Osais, Yahya Esmail (author) |
|---|---|
| Other Authors: | unknown (author) |
| Format: | masterThesis |
| Published: |
2003
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/10258/1/10258.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A static test compaction technique for combinational circuits based on independent fault clustering
by: Osais, Y.E.
Published: (2003) -
Test Vector Decomposition Based Static Compaction Algorithms for Combinational Circuits
by: El-Maleh, Aiman H.
Published: (2003) -
Efficient static compaction techniques for sequential circuits based on reverse-order restoration and test relaxation
by: El-Maleh, Aiman H.
Published: (2006) -
Test set compaction for sequential circuits based on test relaxation
by: Khursheed, Syed Saqib
Published: (2004) -
Efficient test relaxation techniques for combinational logic circuits
by: Al-Suwaiyan, Ali Saleh Mohammed
Published: (2002)