Text this: Formal synthesis of VLSI layouts from algorithmic specifications